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ABSTRACT.  A new thermal oxidation process of growing a dry oxide then following with a wet re-oxidation 
anneal produces  an oxide with the dielectric strength of a dry oxide and the high-quality interface of a wet 
oxide. MIS field effect transistors (MISFET’s) with a ONO gate insulator had surface channel mobilities similar 
to MISFET’s with thermal gate oxides, and demonstrated a lifetime of 10 days at 335
o C and 15V bias. The 
lifetime of the ONO MISFET was a factor of 100 higher then for devices fabricated with deposited oxides, which 
had been the prior state of the art for high-temperature MISFET 's on SiC. 
 
Keywords: Reliability silicon, carbide, devices. 
 
1.INTRODUCTION 
 
The first four insulators listed in Table 1 under SiC are common dielectric materials 
used for semiconductor applications, and their characteristics are well known.  
The  operating  field  is  typically  limited  to  20%  of  the  critical  field  by  electrons 
tunneling from the substrate into the material. On SiC, A1N exhibits a large "avalanche" 
current  around  10-12  MV/cm  that  is  not  destructive  to  the  material.  For  this  reason,  the 
operating field of A1N on SiC is expected to be higher fraction of the critical field. 
A1O:N is generated by thermal oxidation of A1N,and is not significantly different 
than Al-2-O-3- .The critical and operating fields are approximated for this material. 
 
  Table 1 
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(Ba,Sr)  TiO-3-,TiO-2-,and  Ta-2-O-5-  have  been  of  considerable  interest  recently  for 
silicon  DRAM  applications  because  of  their  extremely  high  dielectric  constants,  and 
theoretically  could  improve  SiC  device  performance  [5].However  ,these  materials  have 
leakage  currents  and  a  temperature/time  resistance  degradation  at  very  low  fields  which 
lowers  their  operating  fields  considerably  [6]-[9].  Although  high  dielectric  constants  may 
make  these  materials  seem  quite  promising,  the  leakage  currents  and  constraint  on  the 
operating field are significant detractors. 
  Part of the challenge associated with investigating alternative dielectrics for use as a 
high-temperature, high-voltage passivant or gate dielectric is the wide assortment of materials 
from which to choose. The materials in Table 1 with figures of merit exceeding that of silicon 
dioxide  (εEﾭ0-  >  8MV/cm)  were  investigated.  MIS  capacitors  were  used  as  a  preliminary 
instrument to determine which materials had the most promise for use as a MISFET gate 
dielectric. Four insulators were chosen to be fabricated into a set of 6H-SiC planar MISFET's. 
 
  2. INTERFACE QUALITY 
 
  For  high-temperature,  high-field  device  passivation  applications,  a  dielectric  must 
have high reliability. However, this is not enough to dictate its applicability for a gate layer of 
an MIS device. For this application, it is critical that charged bulk defects and electrically 
active interface defects must be minimized. 
  High-frequency capacitance-voltage (C-V) measurements were used to determine the 
room temperature flatband voltage, which is used to calculate the net oxide charge density.  
  Any difference between the actual voltage at which flatband capacitance occurs and 
the ideal value, accounting for metal-semiconductor work functions, determines the net oxide 
charge.  
  For wide bandgap semiconductors, such as SiC, the calculated charge density includes 
contributions from mobile ions, interface states and border traps, many of which appear fixed 
at room temperature. 
  The MIS capacitors were characterized using a Hewlett Packard 4284A LCR meter. 
An initial 500 kHz high-frequency CGV sweep is taken at room temperature in a darkbox 
unilluminated throughout the measurements.  
The capacitors were biased from depletion (0 V) into accumulation (-7 V for p-type or +7 V 
for n-type samples) and immediately back to depletion (0 V). If the initial sweep is did not go 
into  accumulation,  the  voltage  range  was  increased  appropriately  and  a  fresh  device 
measured. The voltage sweep is done with 0.25 V steps, and is swept at approximately 0.5 
V/s. The flatband capacitance and voltage are determined from the accumulation to depletion 
sweep.  
  The  difference  between  the  flatband  voltage  and  the  metal-semiconductor  work 
function difference (typically -2.35 V for 6HP, 0.15 V for 6HN and 0.30 V for 4HN SiC 
doped ~5*10
15 cm
-3) subsequently determines the net oxide charge. 
  The accumulation capacitance was typically around 100 pF, but obviously varied with 
the dielectric constant and thickness of the material. Backside contact was made to the bare 
SiC via a gold-plated vacuum wafer-chuck . 
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  A large (~1cm
2) frontside capacitor was used to make a contact to the substrate in 
parallel with contact to the back of the wafer, which was found to minimize any effects from 
epitaxial layer nonuniformities or series resistance. 
  The C-V curves for the 6H p-type and 4H n-type samples are shown in fig.1. 
•  The n-type Si3N4- capacitors have an accumulation capacitance of about 170 pF while 
the p-type have less than 40  pF, seen at -3.5 V. The p-type samples have significant 
AC conductance, which prevents the capacitance from being  properly measured.  
The original measurement of the Si3N4 p-type samples was swept to -7 V ,but the 
conductance   was so high the measurement became meaningless above -3.5 V. The sweep 
was repeated to -3.5 V and back on a   fresh  device.  No  net  oxide  charge  could  be 
determined from this sample. 
•  The AC conductance may be related to dc leakage ,but was lower than could be detected 
via dc measurements (500pA). 
2.) Large hysteresis is seen on many samples, and is more pronounced on the n-type 
samples. This hysteresis is   undesirable,  and  we  believe  it  results  from  interface  states. 
Similar hysteresis is seen on Si MOS capacitors that have   been annealed in forming gas.     
  3.) Varying slopes. The slope of the C-V curves will be affected by the doping of the 
SiC epitaxial layer and the   interface  state  density.  The  doping  of  the  SiC  layers  was  5-
8*10
15 cm
-3, which would produce no more than a 20% difference in the ӘC/ӘV slopes. 
  4)The  differences  in  the  C-V  slope  result  from  the  various  interface  state 
densities.Differing  accumulation  capacitances.  There  are  several  samples  where  the 
accumulation capacitance appears to be   different  on  the  p-type  than  for  the  n-type 
samples.  This  is  partially  due  to  differences  in  the  thickness  of  the  insulator  (5-10% 
variation). 
•  Differences larger than this result from the C-V stretch-out created by the interface state 
densities, which makes it difficult to reach true accumulation, as evidenced by the C-V 
curves not fully flattening in accumulation. The exception is the SOA oxides separately, 
resulting in a 66-nm oxide on the 6H p-type and a 49-nm oxide on the 4H n-type sample. 
•  Large flat-band voltage variations. The large flat-band variations can be quantified into an 
effective,  or  net  oxide  charge.  It  is  important  to  remember  that  for  wide  bandgap 
semiconductors, such as SiC, the calculated net oxide charge   density  includes 
contributions from mobile ions, interface states and border traps. 
3. Although several insulators are deposited, and one might expect the bulk oxide charge to be 
identical  between the different  substrates, the net  oxide charge is  dominated by interface 
states, which are affected by the semiconductor/insulator interface and will vary with crystal 
structure and dopant type. Much of the large flat-band variation is due to differences of more 
than two orders of magnitude in interface state densities. 
   Fiabilitate si Durabilitate - Fiability & Durability    Supplement no 1/ 2013 
  Editura “Academica Brâncuşi” , Târgu Jiu, ISSN 1844 – 640X 
 
 
 
 
156 
 
 
Fig.1. Capacitance versus voltage curves. (a) 6H p-type capacitors. The voltage was swept from 0 V 
negatively and back.(b) 4H n-type capacitors. The voltage was swept from 0 V positively and back. 
The hysteresis is always negative for negative  bias (p-type) and positive for positive bias (n-type). 
      The conductance technique [13]-[15] was used at 250
0C to measure the interface state 
density. The high temperature of the measurement was necessary to activate the interface 
states that reside deep in the 3 eV wide SiC bandgap. 
   Conductance-capacitance-frequency  sweeps  were  taken  with  a  Hewlett  Packard 
4284A  LCR  meter  at  250
0C,and  the  G-p-/ω  -ƒ  data  was  fit  to  theoretical  curves.Fig.2. 
demonstrates  the  conductance  technique  measured  on  a  p-type  6H-SiC    MOS  capacitor 
thermally  oxidized  at  1100
0C  in  a  dry  ambient  follow6H-SiC    MOS  capacitor  thermally 
oxidized  at  1100
0C  in  a  dry  ambient  followed  by  a  950
0C  wet  re-oxidation  anneal.(This 
oxidation has been repeated on six different wafers, all of which had minimum interface state 
densities between 2 and 5*10
10 cm
-2 eV
-1.) 
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